Seguir
Madhura Purnaprajna
Madhura Purnaprajna
Principal Member Technical Staff, AMD and Professor (on Sabbatical), P.E.S. University
Dirección de correo verificada de pes.edu
Título
Citado por
Citado por
Año
Recurrent neural networks: An embedded computing perspective
NM Rezk, M Purnaprajna, T Nordström, Z Ul-Abdin
IEEE Access 8, 57967-57996, 2020
932020
Genetic algorithms for hardware–software partitioning and optimal resource allocation
M Purnaprajna, M Reformat, W Pedrycz
Journal of Systems Architecture 53 (7), 339-354, 2007
732007
A survey on high-throughput non-binary LDPC decoders: ASIC, FPGA, and GPU architectures
O Ferraz, S Subramaniyan, R Chinthala, J Andrade, JR Cavallaro, ...
IEEE Communications Surveys & Tutorials 24 (1), 524-556, 2021
332021
Shortening design time through multiplatform simulations with a portable OpenCL golden-model: the LDPC decoder case
G Falcao, M Owaida, D Novo, M Purnaprajna, N Bellas, CD Antonopoulos, ...
2012 IEEE 20th International Symposium on Field-Programmable Custom …, 2012
292012
ASIC implementation of a high speed WGNG for communication channel emulation [white Gaussian noise generator]
E Fung, K Leung, N Parimi, M Purnaprajna, VC Gaudet
IEEE Workshop onSignal Processing Systems, 2004. SIPS 2004., 304-309, 2004
232004
Making wide-issue VLIW processors viable on FPGAs
M Purnaprajna, P Ienne
ACM Transactions on Architecture and Code Optimization (TACO) 8 (4), 1-16, 2012
212012
Enabling seamless execution on hybrid CPU/FPGA systems: Challenges & directions
M Belwal, M Purnaprajna, TSB Sudarshan
2015 25th International Conference on Field Programmable Logic and …, 2015
202015
Power aware reconfigurable multiprocessor for elliptic curve cryptography
M Purnaprajna, C Puttmann, M Porrmann
Proceedings of the conference on Design, automation and test in Europe, 1462 …, 2008
182008
Enhancing design space exploration by extending CPU/GPU specifications onto FPGAs
M Owaida, G Falcao, J Andrade, C Antonopoulos, N Bellas, ...
ACM Transactions on Embedded Computing Systems (TECS) 14 (2), 1-23, 2015
172015
Self-optimization of mpsocs targeting resource efficiency and fault tolerance
M Porrmann, M Purnaprajna, C Puttmann
2009 NASA/ESA Conference on Adaptive Hardware and Systems, 467-473, 2009
172009
Shadow and-inverter cones
H Parandeh-Afshar, G Zgheib, D Novo, M Purnaprajna, P Ienne
2013 23rd International Conference on Field programmable Logic and …, 2013
162013
Compiler-driven reconfiguration of multiprocessors
M Hußmann, M Thies, U Kastens, M Purnaprajna, M Porrmann, U Rückert
Proceedings of the Workshop on Application Specific Processors (WASP), 3-10, 2007
112007
A case for heterogeneous technology-mapping: Soft versus hard multiplexers
M Purnaprajna, P Ienne
2013 IEEE 21st Annual International Symposium on Field-Programmable Custom …, 2013
102013
Run-time reconfigurable multiprocessors
M Purnaprajna
University of Paderborn, 2010
72010
CoIn: Accelerated CNN co-inference through data partitioning on heterogeneous devices
K Vanishree, A George, S Gunisetty, S Subramanian, S Kashyap, ...
2020 6th International Conference on Advanced Computing and Communication …, 2020
62020
Demystifying Compression Techniques in CNNs: CPU, GPU and FPGA cross-platform analysis
R Ramakrishnan, AKV Dev, AS Darshik, R Chinchwadkar, M Purnaprajna
2021 34th International Conference on VLSI Design and 2021 20th …, 2021
52021
k-core: Hardware Accelerator for k-mer Generation and Counting used in Computational Genomics
SM Bose, VS Lalapura, S Saravanan, M Purnaprajna
2019 32nd International Conference on VLSI Design and 2019 18th …, 2019
52019
Runtime Reconfiguration of Multiprocessors Based on Compile-Time Analysis
M Purnaprajna, M Porrmann, U Rueckert, M Hussmann, M Thies, ...
ACM Transactions on Reconfigurable Technology and Systems (TRETS) 3 (3), 1-25, 2010
52010
Work in progress: Performance modeling for data distribution in heterogeneous computing systems
K Vanishree, M Purnaprajna
2018 International Conference on Compilers, Architectures and Synthesis for …, 2018
42018
TileNet: Scalable architecture for high-throughput ternary convolution neural networks using FPGAs
SS Vikram, V Pant, M Mody, M Purnaprajna
2018 31st International Conference on VLSI Design and 2018 17th …, 2018
42018
El sistema no puede realizar la operación en estos momentos. Inténtalo de nuevo más tarde.
Artículos 1–20