Feng-Wei Kuo
Feng-Wei Kuo
Dirección de correo verificada de tsmc.com
Citado por
Citado por
Video-telephony system
S Barlow, T Ramsdale, R Swann, N Bailey, D Plowman
US Patent 6,839,079, 2005
Joint prostheses
A Steinberg
US Patent App. 10/326,584, 2003
High-performance integrated fan-out wafer level packaging (InFO-WLP): Technology and system integration
CC Liu, SM Chen, FW Kuo, HN Chen, EH Yeh, CC Hsieh, LH Huang, ...
2012 International Electron Devices Meeting, 14.1. 1-14.1. 4, 2012
A Bluetooth low-energy transceiver with 3.7-mW all-digital transmitter, 2.75-mW high-IF discrete-time receiver, and TX/RX switchable on-chip matching network
FW Kuo, SB Ferreira, HNR Chen, LC Cho, CP Jou, FL Hsueh, I Madadi, ...
IEEE Journal of Solid-State Circuits 52 (4), 1144-1162, 2017
3D transmission lines for semiconductors
YL Lin, HT Yen, FW Kuo, HH Chen, CW Kuo
US Patent 8,912,581, 2014
A fully integrated Bluetooth low-energy transmitter in 28 nm CMOS with 36% system efficiency at 3 dBm
M Babaie, FW Kuo, HNR Chen, LC Cho, CP Jou, FL Hsueh, ...
IEEE Journal of Solid-State Circuits 51 (7), 1547-1565, 2016
A 12mW all-digital PLL based on class-F DCO for 4G phones in 28nm CMOS
FW Kuo, R Chen, K Yen, HY Liao, CP Jou, FL Hsueh, M Babaie, ...
2014 Symposium on VLSI Circuits Digest of Technical Papers, 1-2, 2014
Phase-locked loops that share a loop filter
FW Kuo, SA Chi, C Huan-Neng, YJ Chen, CP Jou
US Patent 8,547,151, 2013
Fuel cell and fuel cell system
A Yamada, M Ata
US Patent 6,805,985, 2004
Method and device for X-ray exposure control
U Bothe, A Semke
US Patent 6,977,989, 2005
Method and system for time to digital conversion with calibration and correction loops
W You-Jen, SI Liu, FW Kuo, CP Jou, FL Hsueh
US Patent 8,193,963, 2012
Antenna cavity structure for integrated patch antenna in integrated fan-out packaging
WS Liao, CP Jou, FW Kuo
US Patent 9,711,465, 2017
Bead for 2.5 D/3D chip packaging application
FW Kuo, C Huan-Neng, CP Jou, DC Yeh, CT Wang
US Patent 9,275,950, 2016
PVT-free calibration circuit for TDC resolution in ADPLL
FW Kuo, KK Yen, C Huan-Neng, L Hsien-Yuan, CP Jou, RB Staszewski
US Patent 8,570,082, 2013
Methods and circuitry for reducing intermodulation in integrated transceivers
Y Cai
US Patent 7,050,777, 2006
A Bluetooth low-energy (BLE) transceiver with TX/RX switchable on-chip matching network, 2.75 mW high-IF discrete-time receiver, and 3.6 mW all-digital transmitter
FW Kuo, SB Ferreira, M Babaie, R Chen, L Cho, CP Jou, FL Hsueh, ...
2016 IEEE Symposium on VLSI Circuits (VLSI-Circuits), 1-2, 2016
High resilient silicone foam and process for preparing same
JE Kresta, DM Rojas, R Moliner, C Jayakody, D Myers
US Patent 7,393,879, 2008
Three-dimensional integrated circuit and method for wireless information access thereof
MJ Wang, CP Jou, CN Peng, C Huan-Neng, HC Lin, KK Yen, H Chen, ...
US Patent 9,086,452, 2015
Interposer and semiconductor package with noise suppression features
FW Kuo, HY Lee, C Huan-Neng, YJ Chen, YL Lin, CP Jou
US Patent App. 13/360,958, 2013
Phase locked loop (PLL) with multi-phase time-to-digital converter (TDC)
KK Yen, FW Kuo, C Huan-Neng, L Hsien-Yuan, RB Staszewski
US Patent 8,593,189, 2013
El sistema no puede realizar la operación en estos momentos. Inténtalo de nuevo más tarde.
Artículos 1–20