Mark Zwolinski
Mark Zwolinski
Dirección de correo verificada de - Página principal
Citado por
Citado por
Digital System Design with VHDL
M Zwoliński
First published, 2000
Digital system design with VHDL
M Zwolinski
Pearson education, 2004
VLSI circuit simulation and optimization
V Litovski, M Zwolinski
Springer, 1996
A beginning in the reversible logic synthesis of sequential circuits
H Thapliyal, MB Srinivas, M Zwolinski
Mutual information theory for adaptive mixture models
ZR Yang, M Zwolinski
IEEE Transactions on Pattern Analysis and Machine Intelligence 23 (4), 396-403, 2001
Evaluation of dynamic voltage and frequency scaling as a differential power analysis countermeasure
K Baddam, M Zwolinski
20th International Conference on VLSI Design held jointly with 6th …, 2007
Overview of SPICE-like circuit simulation algorithms
KG Nichols, TJ Kazmierski, M Zwolinski, AD Brown
IEE Proceedings-Circuits, Devices and Systems 141 (4), 242-250, 1994
Applying a robust heteroscedastic probabilistic neural network to analog fault detection and classification
ZR Yang, M Zwolinski, CD Chalk, AC Williams
IEEE Transactions on computer-aided design of integrated circuits and …, 2000
Reversible logic to cryptographic hardware: a new paradigm
H Thapliyal, M Zwolinski
2006 49th IEEE International Midwest Symposium on Circuits and Systems 1 …, 2006
Analogue electronic circuit diagnosis based on ANNs
V Litovski, M Andrejević, M Zwolinski
Microelectronics Reliability 46 (8), 1382-1391, 2006
Overview of PUF-based hardware security solutions for the Internet of Things
B Halak, M Zwolinski, MS Mispan
2016 IEEE 59th International Midwest Symposium on Circuits and Systems …, 2016
Simultaneous optimisation of dynamic power, area and delay in behavioural synthesis
AC Williams, AD Brown, M Zwolinski
IEE Proceedings-Computers and Digital Techniques 147 (6), 383-390, 2000
Dynamic voltage scaling aware delay fault testing
NBZ Ali, M Zwolinski, BM Al-Hashimi, P Harrod
Eleventh IEEE European Test Symposium (ETS'06), 15-20, 2006
Analytical transient response and propagation delay model for nanoscale CMOS inverter
Y Wang, M Zwolinski
2009 IEEE International Symposium on Circuits and Systems, 2998-3001, 2009
Divided backend duplication methodology for balanced dual rail routing
K Baddam, M Zwolinski
International Workshop on Cryptographic Hardware and Embedded Systems, 396-410, 2008
Fault modeling and simulation using VHDL-AMS
AJ Perkins, M Zwolinski, CD Chalk, BR Wilkins
Analog VHDL, 53-67, 1998
Testing analog circuits by supply voltage variation and supply current monitoring
Y Kilic, M Zwolinski
Proceedings of the IEEE 1999 Custom Integrated Circuits Conference (Cat. No …, 1999
Generation and verification of tests for analogue circuits subject to process parameter deviations
SJ Spinks, CD Chalk, IM Bell, M Zwolinski
1997 IEEE International Symposium on Defect and Fault Tolerance in VLSI …, 1997
Generation and verification of tests for analog circuits subject to process parameter deviations
SJ Spinks, CD Chalk, IM Bell, M Zwolinski
Journal of Electronic Testing 20 (1), 11-23, 2004
Parallel sparse matrix solution for circuit simulation on FPGAs
T Nechma, M Zwolinski
IEEE transactions on computers 64 (4), 1090-1103, 2014
El sistema no puede realizar la operación en estos momentos. Inténtalo de nuevo más tarde.
Artículos 1–20