Vassos Soteriou
Título
Citado por
Citado por
Año
A statistical traffic model for on-chip interconnection networks
V Soteriou, H Wang, L Peh
14th IEEE International Symposium on Modeling, Analysis, and Simulation, 104-116, 2006
1922006
Design-space exploration of power-aware on/off interconnection networks
V Soteriou, LS Peh
IEEE International Conference on Computer Design: VLSI in Computers and …, 2004
1472004
Exploring the design space of self-regulating power-aware on/off interconnection networks
V Soteriou, LS Peh
IEEE Transactions on Parallel and Distributed Systems 18 (3), 393-408, 2007
1072007
Dynamic power management for power optimization of interconnection networks using on/off links
V Soteriou, LS Peh
11th Symposium on High Performance Interconnects, 2003. Proceedings., 15-20, 2003
1062003
Design of a high-throughput distributed shared-buffer NoC router
RS Ramanujam, V Soteriou, B Lin, LS Peh
2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip, 69-78, 2010
852010
A high-throughput distributed shared-buffer NoC router
V Soteriou, RS Ramanujam, B Lin, LS Peh
IEEE Computer Architecture Letters 8 (1), 21-24, 2009
712009
Software-directed power-aware interconnection networks
V Soteriou, N Eisley, LS Peh
ACM Transactions on Architecture and Code Optimization (TACO) 4 (1), 5-es, 2007
712007
Software-directed power-aware interconnection networks
V Soteriou, N Eisley, LS Peh
Proceedings of the 2005 ACM International Conference on Compilers …, 2005
712005
Polaris: A system-level roadmap for on-chip interconnection networks
V Soteriou, N Eisley, H Wang, B Li, LS Peh
2006 International Conference on Computer Design, 134-141, 2006
552006
Up by their bootstraps: Online learning in artificial neural networks for CMP uncore power management
JY Won, X Chen, P Gratz, J Hu, V Soteriou
2014 IEEE 20th International Symposium on High Performance Computer …, 2014
482014
Intelligent hotspot prediction for network-on-chip-based multicore systems
E Kakoulli, V Soteriou, T Theocharides
IEEE Transactions on Computer-Aided Design of Integrated Circuits and …, 2012
482012
High-level power analysis for multi-core chips
N Eisley, V Soteriou, LS Peh
Proceedings of the 2006 international conference on Compilers, architecture …, 2006
472006
Use it or lose it: Wear-out and lifetime in future chip multiprocessors
H Kim, A Vitkovskiy, PV Gratz, V Soteriou
Proceedings of the 46th Annual IEEE/ACM International Symposium on …, 2013
452013
A dynamically adjusting gracefully degrading link-level fault-tolerant mechanism for NoCs
A Vitkovskiy, V Soteriou, C Nicopoulos
IEEE Transactions on Computer-Aided Design of Integrated Circuits and …, 2012
332012
Polaris: A system-level roadmapping toolchain for on-chip interconnection networks
V Soteriou, N Eisley, H Wang, B Li, LS Peh
IEEE transactions on very large scale integration (VLSI) systems 15 (8), 855-868, 2007
282007
Extending the effective throughput of nocs with distributed shared-buffer routers
RS Ramanujam, V Soteriou, B Lin, LS Peh
IEEE Transactions on Computer-Aided Design of Integrated Circuits and …, 2011
272011
Virtualizing virtual channels for increased network-on-chip robustness and upgradeability
M Evripidou, C Nicopoulos, V Soteriou, J Kim
2012 IEEE Computer Society Annual Symposium on VLSI, 21-26, 2012
252012
Hermes: Architecting a top-performing fault-tolerant routing algorithm for Networks-on-Chips
C Iordanou, V Soteriou, K Aisopos
2014 IEEE 32nd International Conference on Computer Design (ICCD), 424-431, 2014
242014
Dynamic fault-tolerant routing algorithm for networks-on-chip based on localised detouring paths
A Vitkovskiy, V Soteriou, C Nicopoulos
IET Computers & Digital Techniques 7 (2), 93-103, 2013
192013
A fine-grained link-level fault-tolerant mechanism for networks-on-chip
A Vitkovskiy, V Soteriou, C Nicopoulos
2010 IEEE International Conference on Computer Design, 447-454, 2010
192010
El sistema no puede realizar la operación en estos momentos. Inténtalo de nuevo más tarde.
Artículos 1–20