Seguir
Muhammed Bolatkale
Muhammed Bolatkale
Senior Principal at NXP Semiconductors
Dirección de correo verificada de nxp.com - Página principal
Título
Citado por
Citado por
Año
A 4 GHz Continuous-Time ADC With 70 dB DR and 74 dBFS THD in 125 MHz BW
M Bolatkale, LJ Breems, R Rutten, KAA Makinwa
IEEE journal of solid-state circuits 46 (12), 2857-2868, 2011
1522011
A 4GHz CT ΔΣ ADC with 70dB DR and− 74dBFS THD in 125MHz BW
M Bolatkale, LJ Breems, R Rutten, KAA Makinwa
2011 IEEE International Solid-State Circuits Conference, 470-472, 2011
762011
A 2.2 GHz Continuous-Time ADC With −102 dBc THD and 25 MHz Bandwidth
L Breems, M Bolatkale, H Brekelmans, S Bajoria, J Niehof, R Rutten, ...
IEEE Journal of Solid-State Circuits 51 (12), 2906-2916, 2016
562016
High speed and wide bandwidth delta-sigma ADCs
M Bolatkale, LJ Breems, KAA Makinwa
Springer International Publishing, 2014
272014
A 3.2 mW SAR-assisted CTΔ∑ ADC with 77.5 dB SNDR and 40MHz BW in 28nm CMOS
P Cenci, M Bolatkale, R Rutten, M Ganzerli, G Lassche, K Makinwa, ...
2019 Symposium on VLSI Circuits, C230-C231, 2019
242019
A Single-Temperature Trimming Technique for MOS-Input Operational Amplifiers Achieving 0.33 V/C Offset Drift
M Bolatkale, MAP Pertijs, WJ Kindt, JH Huijsing, KAA Makinwa
IEEE Journal of Solid-State Circuits 46 (9), 2099-2107, 2011
192011
15.2 A 2.2 GHz continuous-time delta-sigma ADC with -102dBc THD and 25MHz BW
L Breems, M Bolatkale, H Brekelmans, S Bajoria, J Niehof, R Rutten, ...
2016 IEEE International Solid-State Circuits Conference (ISSCC), 272-273, 2016
182016
A 28 nm 2 GS/s 5-b single-channel SAR ADC with gm-boosted StrongARM comparator
P Cenci, M Bolatkale, R Rutten, G Lassche, K Makinwa, L Breems
ESSCIRC 2017-43rd IEEE European Solid State Circuits Conference, 171-174, 2017
142017
A sigma-delta modulator
LJBM Bolatkale
US Patent 9,712,184 B2, 2015
13*2015
A 1.9 mW 250 MHz Bandwidth Continuous-Time ΣΔ Modulator for Ultra-Wideband Applications
M Neofytou, M Zhou, M Bolatkale, Q Liu, C Zhang, G Radulov, P Baltus, ...
2018 IEEE International Symposium on Circuits and Systems (ISCAS), 1-5, 2018
102018
A 28-nm 6-GHz 2-bit continuous-time ΔΣ ADC with− 101-dBc THD and 120-MHz bandwidth using blind digital DAC error correction
M Bolatkale, R Rutten, H Brekelmans, S Bajoria, Y Gao, B Burdiek, ...
IEEE Journal of Solid-State Circuits 57 (12), 3768-3780, 2022
92022
A 4GHz CT ΔΣ ADC with 70dB DR and-74dBFS THD in 125MHz BW, ISSCC 2011/Session 27/Oversampling Converters/27.1, 2011 IEEE International Solid-State Circuits Conference
M Bolatkale
82011
A 590 µW, 106.6 dB SNDR, 24 kHz BW Continuous-Time Zoom ADC with a Noise-Shaping 4-bit SAR ADC
S Mehrotra, E Eland, S Karmakar, A Liu, B Gönen, M Bolatkale, ...
ESSCIRC 2022-IEEE 48th European Solid State Circuits Conference (ESSCIRC …, 2022
72022
A 28nm 6GHz 2b Continuous-Time ADC with −101 dBc THD and 120MHz Bandwidth Using Digital DAC Error Correction
M Bolatkale, R Rutten, H Brekelmans, S Bajoria, Y Gao, B Burdiek, ...
2022 IEEE International Solid-State Circuits Conference (ISSCC) 65, 416-418, 2022
72022
A 5GS/s 360MHz-BW 68dB-DR Continuous-Time 1-1-1 Filtering MASH ΔΣ ADC in 40nm CMOS
Q Liu, L Breems, C Zhang, S Bajoria, M Bolatkale, R Rutten, G Radulov
2022 IEEE International Solid-State Circuits Conference (ISSCC) 65, 414-416, 2022
72022
A 6GS/s 0.5 GHz BW continuous-time 2-1-1 MASH ΔΣ modulator with phase-boosted current-mode ELD compensation in 40nm CMOS
C Zhang, L Breems, Q Liu, G Radulov, M Bolatkale, S Bajoria, R Rutten, ...
ESSCIRC 2021-IEEE 47th European Solid State Circuits Conference (ESSCIRC …, 2021
62021
Sigma delta modulator, integrated circuit and method therefor
M Bolatkale, LJ Breems
US Patent 10,439,634, 2019
62019
A 2 GHz 0.98 mW 4-bit SAR-based quantizer with ELD compensation in an UWB CT ΣΔ modulator
M Zhou, M Neofytou, M Bolatkale, Q Liu, C Zhang, P Cenci, G Radulov, ...
2018 IEEE International Symposium on Circuits and Systems (ISCAS), 1-5, 2018
62018
A digital calibration technique for wide-band CT MASH ΣΔ ADCs with relaxed filter requirements
C Zhang, LJ Breems, G Radulov, M Bolatkale, H Hegt, A van Roermund
2016 IEEE International Symposium on Circuits and Systems (ISCAS), 1486-1489, 2016
62016
Analysis of the inter-stage signal leakage in wide BW low OSR and high DR CT MASH ΔΣM
Q Liu, LJ Breems, S Bajoria, M Bolatkale, C Zhang, G Radulov
2020 IEEE International Symposium on Circuits and Systems (ISCAS), 1-5, 2020
52020
El sistema no puede realizar la operación en estos momentos. Inténtalo de nuevo más tarde.
Artículos 1–20